Search Results -

Terms	Documents
L1.clm. and (configur\$5 same multiplex\$3).clm.	6

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database

Database:

EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index **IBM Technical Disclosure Bulletins**

Recall Text =

Search:

L3	

Refine Search

Interrupt

Search History

Clear

DATE: Thursday, June 22, 2006 Printable Copy Create Case

Set Name ide by side		Hit Count S	Set Name result set
•	GPB; PLUR=YES; OP=OR		200 410 000
<u>L3</u>	11.clm. and (configur\$5 same multiplex\$3).clm.	6	<u>L3</u>
<u>L2</u>	11 and (configur\$5 same multiplex\$3)	44	<u>L2</u>
<u>L1</u>	"first bus" same "second bus" same multiplex\$3	96	<u>L1</u>

Search Results -

Terms	Documents
"first bus" same "second bus" same multiplex\$3	351

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L1	

Refine Search





Interrupt

Search History

DATE: Thursday, June 22, 2006 Printable Copy Create Case

Set Name Query side by side

Hit Count Set Name

ie by side

result set

DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

<u>L1</u> "first bus" same "second bus" same multiplex\$3

351 L1

Search Results -

Terms	Documents
"first bus" same "second bus" same multiplex\$3	46

Database:

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:

L2	
	*

Refine Search

Recall Text =

Clear

Interrupt

Search History

DATE: Thursday, June 22, 2006 Printable Copy Create Case

Set Name Onerv sid

C.L	Name	Query
de	by side	

DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

"first bus" same "second bus" same multiplex\$3 L2

46 L2

result set

Hit Count Set Name

DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

"first bus" same "second bus" same multiplex\$3 <u>L1</u>

351 L1

Search Results -

Terms	Documents
(709/253 713/1 713/323 716/12 370/464 370/362 370/364 370/357 370/916 712/29 710/316	10927
[710/302 710/303 710/304 710/104 710/72 710/305 710/107 710/307 710/317 710/37).ccls.	10927

Database:
US Pre-Grant Publication Full-Text Database
US OCR Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L3

Recall Text

Clear

Interrupt

Search History

DATE: Thursday, June 22, 2006 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> <u>Count</u>	Set Name result set
DB=	=PGPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L3</u>	710/316,302-304,104,72,305,107,307,317,37;713/1,323;370/464,362,364,357,916;712/29;709/253;716/12.ccls.	10927	<u>L3</u>
DB=	=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L2</u>	"first bus" same "second bus" same multiplex\$3	46	<u>L2</u>
DB=	=PGPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L1</u>	"first bus" same "second bus" same multiplex\$3	351	<u>L1</u>

Search Results -

Terms	Documents
L4 and (configur\$5 same multiplex\$3)	23

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins


L5


Refine Search
Recall Text Clear Interrupt

Search History

DATE: Thursday, June 22, 2006 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	Set Name result set
DB^{\pm}	=PGPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L5</u>	L4 and (configur\$5 same multiplex\$3)	23	<u>L5</u>
<u>L4</u>	11 and L3	59	<u>L4</u>
<u>L3</u>	710/316,302-304,104,72,305,107,307,317,37;713/1,323;370/464,362,364,357,916;712/29;709/253;716/12.ccls.	10927	<u>L3</u>
DB	=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L2</u>	"first bus" same "second bus" same multiplex\$3	46	<u>L2</u>
DB=	=PGPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L1</u>	"first bus" same "second bus" same multiplex\$3	351	<u>L1</u>







Home | Login | Logical | Access information | Alerts | Sitemap | Halp

Welcome United States Patent and Trademark Office

Search Results BROWSE

SEARCH

HEE XPLORE GUIDE

SUPPORT

e-mail printer trionally

Results for "(((first bus) and (second bus)<in>metadata) <and> (multiplex*<in>metadata))&..."

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

Modify Search

New Search

(((first bus) and (second bus)<in>metadata) <and> (multiplex*<in>metadata) }<and> Search 3

Display Format:

Check to search only within this results set

Citation

⇒ Key IEEE JNL

IEEE Journal or Magazine

iee jnl

IEE Journal or Magazine

IEEE CNF

IEEE Conference Proceeding

ÆE CNF

IEE Conference Proceeding

IEEE STD IEEE Standard No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

Citation & Abstract

Heip Contact Us Privacy & Security IEEE.org

indexed by III Inspec O Copyright 2006 IEEE - Alt Rights Reserved

Search Results

Home | Login | Logout | Access information | Areris | Sitemap | Halp

Welcome United States Patent and Trademark Office

BROWSE

SHARCH

HEE XPLORE GUIDE

Search 3

SUPPORT

Results for "((first bus) and (second bus)<in>metadata)"

Your search matched 1 of 1360403 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

-

» Search Options

View Session History

New Search

» Key

IEEE JNL

IEEE Journal or Magazine

IEE JNL

IEE Journal or Magazine

IEEE CNF IEE CNF

IEEE Conference Proceeding IEE Conference Proceeding

HEE STD

IEEE Standard

Modify Search

((first bus) and (second bus)<in>metadata)

Check to search only within this results set

Display Format:

Citation

Citation & Abstract

view selected items

Select All Deselect All

1. Hardware support: a cache lock mechanism without retry

Chuleui Hong; Kyeongmo Park; Yeong-Tae Song;

Software Engineering Artificial Intelligence, Networking and Parallel/Distributed Computing, 2005 and First ACIS International Workshop on Self-Assembling Wireless Networks SNPD/SAWN 2005. Sixth International Conference on 23-25 May 2005 Page(s):44 - 49

Digital Object Identifier 10.1109/SNPD-SAWN.2005.41

AbstractPlus | Full Text: PDF(128 KB) IEEE CNF

Rights and Permissions

Contact Us Privacy & Security IEEE.org

© Copyright 2006 IEEE - All Rights Reserved

induced by 🗓 inspec



Home | Login | Logout | Access information | Arer's | Sitemap | Halp

Welcome United States Patent and Trademark Office

BROWSE

SEARCH

HEE XPLORE GUIDE

SUPPORT

Me-mail printer triendly

Manual AbstractPlus

* View Search Results

Access this document

Download this citation

Choose Citation & Abstract

Full Text: PDE (128 KB)

Download ASCII Text

» Learn More

Rights and Permissions

» Learn More

Hardware support: a cache lock mechanism without retry

Chuleui Hong Kyeongmo Park Yeong-Tae Song Software Sch., Sangmyung Univ., Seoul, South Korea

This paper appears in: Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing, 2005 and First ACIS International Workshop on Self-Assembling Wireless Networks, SNPD/SAWN 2005, Sixth International Conference on

Publication Date: 23-25 May 2005

On page(s): 44 - 49 Number of Pages: xiii+492

INSPEC Accession Number:8597826

Digital Object Identifier: 10.1109/SNPD-SAWN.2005.41

Posted online: 2005-06-06 09:07:11.0

Abstract

A lock mechanism is essential for synchronization on the multiprocessor systems. The conventional queuing lock has two bus traffics that are the initial and retry of the lock-read. This paper proposes the new locking protocol, called WPV (waiting processor variable) lock mechanism, which has only one lock-read bus traffic command. The WPV mechanism accesses the shared data in the initial lock-read phase that is held in the pipelined protocol until the shared data is transferred. The WPV mechanism also uses the cache state lock mechanism to reduce the locking overhead and guarantees the FIFO lock operations in the multiple lock contentions. In this paper, we also derive the analytical model of WPV lock mechanism as well as conventional memory and cache queuing lock mechanisms. The simulation results on the WPV lock mechanism show that about 50% of access time is reduced comparing with the conventional queuing lock mechanism.

Index Terms

Inspec

Controlled Indexing

cache storage multiprocessing systems protocols queueing theory synchronisation system buses

Non-controlled Indexing

FIFO lock operation bus traffics cache lock cache queuing hardware support lock-read locking protocol multiprocessor system, pipelined protocol, queuing lock, synchronization, waiting processor variable

Author Keywords

Not Available

References

No references available on IEEE Xplore.

Citing Documents

No citing documents available on IEEE Xplore.

✓ View Search Results

indexed by

Help Contact Us Privacy & Security IEEE.org

O Copyright 2008 IEEE, - All Rights Reserved